

COPY OF PAPERS  
ORIGINALLY FILED

Serial No. 09/596382

APR 22 2002

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s) Satesh Chittipeddi

Case 79

Serial No. 09/596382

Group Art Unit 2812

Filing Date June 16, 2000

Examiner H Jey Tsai

Title A Process For Manufacturing An Integrated Circuit Including A Dual-Damascene Structure And A Capacitor

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to:  
Commissioner of Patents and Trademarks,  
Washington, D.C. 20231 on 4-15-02

(Date of Deposit)  
Marilyn Davis 4/15/02  
Date

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D. C. 20231

RECEIVED

APR 24 2002

SIR:

ELECTION OF CLAIMS

TECH CENTER 2800

In response to the Official Action of March 28, 2002, Applicant hereby elects to prosecute Group II, Claims 1-12.

Respectfully Submitted,

Satesh Chittipeddi

Anthony Grillo  
Reg. No. 36,535  
Attorney for Applicants

Dated: April 15, 2002